



O N L I N E

L E A R N I N G


Digital Electronics (SKEE1223)

Standard Combinational Circuits II

Muhammad Arif Abd Rahim
Muhammad Mun'ím Ahmad Zabidi
Ab Hadi Abd Rahman

Faculty of Electrical Engineering


Half-Adder



(a) Logic symbol


A	B	C _{out}	SUM
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

(b) Truth-table



(c) The circuit

Full-Adder




(a) Logic symbol


C_{in}	A	B	C_{out}	SUM
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

(b) Truth-table

Different Adder Implementations




(a) logic gates




(b) 4 to 1 MUX



Adder Built Using “Half-Adders”



4-bit Parallel Adder




74283 Parallel Adder Chip





1-bit Comparator

1-bit comparator



logic symbol

A	B	F ₂	F ₁	F ₀
0	0	0	0	1
0	1	0	1	0
1	0	1	0	0
1	1	0	0	1


truth-table

1-bit Comparator

$$F_2 = A \cdot \bar{B}$$

$$F_1 = \bar{A} \cdot B$$

$$F_0 = \overline{A \oplus B}$$



◆ 7485 chip (4-bit comparator)

Function Table

Comparing inputs				Cascading inputs			Outputs		
A ₃ ,B ₃	A ₂ ,B ₂	A ₁ ,B ₁	A ₀ ,B ₀	A>B	A<B	A=B	A>B	A<B	A=B
A ₃ >B ₃	X	X	X	X	X	X	H	L	L
A ₃ <B ₃	X	X	X	X	X	X	L	H	L
A ₃ =B ₃	A ₂ >B ₂	X	X	X	X	X	H	L	L
A ₃ =B ₃	A ₂ <B ₂	X	X	X	X	X	L	H	L
A ₃ =B ₃	A ₂ =B ₂	A ₁ >B ₁	X	X	X	X	H	L	L
A ₃ =B ₃	A ₂ =B ₂	A ₁ <B ₁	X	X	X	X	L	H	L
A ₃ =B ₃	A ₂ =B ₂	A ₁ =B ₁	A ₀ >B ₀	X	X	X	H	L	L
A ₃ =B ₃	A ₂ =B ₂	A ₁ =B ₁	A ₀ <B ₀	X	X	X	L	H	L
A ₃ =B ₃	A ₂ =B ₂	A ₁ =B ₁	A ₀ =B ₀	H	L	L	H	L	L
A ₃ =B ₃	A ₂ =B ₂	A ₁ =B ₁	A ₀ =B ₀	L	H	L	L	H	L
A ₃ =B ₃	A ₂ =B ₂	A ₁ =B ₁	A ₀ =B ₀	L	L	H	L	L	H
A ₃ =B ₃	A ₂ =B ₂	A ₁ =B ₁	A ₀ =B ₀	X	X	H	L	L	H
A ₃ =B ₃	A ₂ =B ₂	A ₁ =B ₁	A ₀ =B ₀	H	H	L	L	L	L
A ₃ =B ₃	A ₂ =B ₂	A ₁ =B ₁	A ₀ =B ₀	L	L	L	H	H	L

H - High Level, L - Low Level, X - Don't care

4-bit Comparator Truth Table



Comparator Chip

